On The Micro-architectural Impact of Clock Distribution Using Multiple PLLs
نویسندگان
چکیده
Clock distribution has traditionally been a circuit design problem with negligible micro-architectural impact. However, for clock distribution networks using multiple phase-locked loops (PLLs), this will most likely not be the case. This paper discusses the microarchitectural impact of using multiple PLLs for clock distribution. Two PLL phase synchronization algorithms are presented and analyzed. They are compared in terms of efficiency, performance, and complexity. For both, the micro-architectural impact is small, but certainly not negligible.
منابع مشابه
A Performance Prediction of Clock Generation PLLs: A Ring Oscillator Based PLL and an LC Oscillator Based PLL
This paper discusses performance prediction of clock generation PLLs using a ring oscillator based VCO (RingVCO) and an LC oscillator based VCO (LCVCO). For clock generation, we generally design PLLs using RingVCOs because of their superiority in tunable frequency range, chip area and power consumption, in spite of their poor noise characteristics. In the future, it is predicted that operating ...
متن کاملPhase - Locked Loops Demystified
Over the past decade, Phase-Locked Loops (PLLs) have become an integral part of the modern ASIC design. PLLs provide the clocks that sequence the operation of the various blocks on an ASIC chip as well as synthesize their communications. There are various types of PLLs targeting specific applications. Clock generator PLLs are capable of large frequency multiplication. They are primarily used to...
متن کاملDesign constraints for third-order PLL nodes in master-slave clock distribution networks
Clock signal distribution in telecommunication commercial systems usually adopts a master-slave architecture, with a precise time basis generator as a master and phase-locked loops (PLLs) as slaves. In the majority of the networks, second-order PLLs are adopted due to their simplicity and stability. Nevertheless, in some applications better transient responses are necessary and, consequently, g...
متن کاملHidden Complexities of PLLs Are Revealed
In order to achieve the timing goals needed in their ASIC designs, many engineers decide to include phase-locked loops (PLLs). Phaselocked loops have a number of desirable properties that include the ability to multiply clock frequencies, correct clock duty cycles, and cancel out clock distribution delays. These properties allow designers to use inexpensive, low-frequency crystals as their off-...
متن کاملImproving the Design of MEMS INS-Aided PLLs for GNSS Carrier Phase Measurement under High Dynamics
Abstract: The phase locked loop (PLL) bandwidth suffers a dilemma on carrier phase accuracy and dynamic stress tolerance in stand-alone global navigation satellite systems (GNSS) receivers. With inertial navigation system (INS) aiding, PLLs only need to tolerate aiding information error, instead of dynamic stress. To obtain accurate carrier phase under high dynamics, INS-aided PLLs need be opti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001